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Quantum Addition Circuits
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We investigate the theoretical limits of the effect of the quantum interaction distance on the speed
of exact quantum addition circuits. For this study, we exploit graph embedding for quantum circuit
analysis. We study a logical mapping of qubits and gates of any Ω(log n)-depth quantum adder
circuit for two n-qubit registers onto a practical architecture, which limits interaction distance to
the nearest neighbors only and supports only one- and two-qubit logical gates. Unfortunately, on
the chosen k-dimensional practical architecture, we prove that the depth lower bound of any exact
quantum addition circuits is no longer Ω(logn), but Ω( k
√
n). This result, the first application of
graph embedding to quantum circuits and devices, provides a new tool for compiler development,
emphasizes the impact of quantum computer architecture on performance, and acts as a cautionary
note when evaluating the time performance of quantum algorithms.
Categories and Subject Descriptors: C.1.m [Processor Architectures]: Miscellaneous; B.2.0
[Arithmetic and Logic Structures]: General; B.m [Hardware]: Miscellaneous
General Terms: Design, Theory
Additional Key Words and Phrases: Quantum Architecture, Quantum Adder, Depth Lower
Bound, Interaction Distance, Graph Embedding
1. INTRODUCTION
Quantum computers may outperform classical computers on certain problems. One
example is Shor’s large number factoring algorithm [Shor 1997], which can factor
a large number within polynomial complexity. For this problem, although there is
no proof that polynomial time classical algorithms are impossible, the best known
classical algorithm suffers from super-polynomial time complexity [Kleinjung et al.
2010]. As a second example, Grover’s database search algorithm [Grover 1996]
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can help to find the desired item from an unstructured database search space of n
elements in O(
√
n) computational steps. Since the classical upper bound for the
unstructured database search is O(n), the prospect for significant speedup using
quantum computers is promising. Many other quantum algorithms have been pro-
posed recently, and the design of quantum algorithms is an active research area
[Mosca 2008; Bacon and van Dam 2010].
In general, the calculation of the speedup of a quantum algorithm over a classical
one is based on an ideal quantum computer model, similar to the Random Access
Machine model [Knuth 1998] for classical computing. Hence, we can say that the
quantum speedup in the literature is the “optimistic” performance improvement.
However, if we take into account the real physical constraints on practical quantum
computing machines, the quantum speedup may decrease, especially when consid-
ering the circuit depth (time performance). Some upper bounds on the mapping of
quantum arithmetic circuits from the ideal model to specific and practical models
have been investigated [Cheung et al. 2007]. On the other hand, very little work
has been done to analyze the lower bounds. In this work, we focus on the lower
bounds when practical constraints are accounted for the quantum circuit.
While we are interested in the general problem of hardware/software co-design
for quantum computers, we focus here on the problem of addition for two n-qubit
numbers. Addition is a well-defined problem, making direct comparison of compet-
ing solutions straightforward. It is also a fundamental building block for important
applications, such as Shor’s factoring algorithm. For an ideal quantum computer
model, such as the arbitrary concurrent (AC) [Van Meter and Itoh 2005] architec-
ture, several types of circuit with a depth of O(log n) have been designed [Draper
et al. 2006; Van Meter and Itoh 2005].
In this study, we establish a quantum depth lower bound for adders when the
quantum interaction distance is only one, using the nearest-neighbor, two-qubit,
and concurrent execution (NTC) [Van Meter and Itoh 2005] architecture. Arith-
metic circuits are large and complex unitary transforms, usually decomposed into
circuits of one-, two- and three-qubit quantum gates. If the target and source
qubits of e.g. a controlled-NOT gate are not neighbors, the target or source qubit
must be transported to a neighboring position by using SWAP operations, or us-
ing a chain of gates, as shown in Sec. 2.2. Therefore, on a practical quantum
computer, a number of SWAP operations is necessary to emulate the behavior of
a quantum adder running on an ideal machine, increasing the circuit depth. In
our study, we consider the k-dimensional (kD) NTC architecture. Because conven-
tional quantum computer architectures are based on one-, two-, and in some cases
three-dimensional structures, it might seem to be sufficient to consider only these
dimensions for practical use. However, higher dimensions are investigated also for
analyzing the general situation; as interconnects improve, we may see structures
with higher-dimension interconnects. The Caltech Cosmic Cube [Seitz 1985], for
example, used a six-dimensional hypercube interconnect and others reached ten
dimensions [Athas and Seitz 1988] before two- and three-dimensional lattices and
tori became the de facto standard for classical multicomputers. Then our question
can be rephrased as determining whether or not an Ω(log n)-depth quantum adder
exists for these models, where Ω(f(n)) indicates that the circuit is asymptotically
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bounded below by some constant multiple of f(n).
To investigate the theoretical limit of the ideal depth lower bound on these quan-
tum architectures, we exploit some graph theoretical approaches such as graph
embedding, for the first time. We show that any Ω(logn)-depth quantum Boolean
circuit on the AC architecture can be modeled as a set of log-depth binary trees
(LBTs) and that an adder circuit can be described as a set of Boolean circuits,
resulting in a set of LBTs where each LBT produces one qubit of the sum. Then
the question can be rephrased again to ask how much additional depth is required
for embedding a log-depth binary tree into a kD graph having edges between neigh-
boring nodes for the corresponding kD NTC architecture. In graph embedding for
quantum circuits, the additional depth caused by the necessary SWAP operations is
measured by the dilation value. Based on the analysis of dilation, for embedding a
log-depth binary tree into the target graph, we find that the theoretical depth lower
bound is Ω( k
√
n) for the kD NTC structure. Therefore, there is no Ω(logn)-depth
quantum adder on any kD NTC structure by simple logical mapping, due to the
practical limitation of the interaction distance.
This work is organized as follows. Section 2 describes several quantum archi-
tectures, long-distance quantum gates, quantum Boolean circuits, exact and ap-
proximate quantum adders, log-depth binary tree, and graph embedding. Section
3 studies the depth lower bounds of the quantum addition circuits on the target
quantum architectures. Section 4 describes how a typical O(log n)-depth adder, the
carry lookahead adder, can be mapped to a set of log-depth binary trees. Section
5 discuss some related work and the differences from ours. Section 6 concludes this
manuscript with several research questions.
2. BACKGROUND
2.1 Quantum Computer Architectures
Some systems, such as those using “flying qubits” held on photons and measurement-
based quantum computing [Raussendorf et al. 2003], allow an approximation of
arbitrary-distance interaction. At the other extreme, there is the NTC [Van Meter
and Itoh 2005] architecture allowing the nearest neighbor interaction only, with one-
or two-qubit gates executing concurrently. Since most quantum computer propos-
als are based on variations of this model, we focus on the NTC model. Depending
on the layout of qubits, there are three architectures as follows:
—1D NTC Model: The 1D model, called Linear Nearest Neighbor (LNN) [Fowler
et al. 2004], consists of qubits located in a single line. In this model, only two
neighboring qubits can interact. Some trapped-ion systems [Ha¨ffner et al. 2005]
and liquid nuclear magnetic resonance (NMR) [Laforest et al. 2007] technologies
are experimental systems based on this model. The original Kane model [Kane
1998] is also based on this model. The effects of the 1D NTC model on per-
formance have been investigated for the quantum Fourier transform [Takahashi
et al. 2007; Van Meter 2004] and for Shor’s algorithm [Kutin 2007].
—2D NTC Model: The 2D NTC model is a lattice structure where the links
are located on a two-dimensional Manhattan grid. In this model, a qubit can
interact with four neighboring qubits unless, of course, it is on an edge of the
grid. Therefore, it can help to reduce the communication cost over the 1D NTC
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model. Several proposed quantum technologies will correspond to this model,
such as the array of trapped ions [Ha¨ffner et al. 2005] and Josephson junctions
[Helmer et al. 2007; Douc¸ot et al. 2004].
—3D NTC Model: The 3D NTC model is simply a set of 2D lattices stacked in
the third dimension. As expected, since a qubit can interact with six neighboring
qubits, it has more flexibility than the 2D NTC model. Although it has some
advantages over the 2D NTC model, it suffers from the difficulty of controlling
an individual qubit embedded deep in a 3D structure, as well as difficult fab-
rication. However, some approaches have been proposed based on this model
[Pe´rez-Delgado et al. 2006].
2.2 Long-Distance Quantum Gates
In systems that do not directly support long-distance interactions, we must con-
struct circuits of building blocks using only nearest-neighbor operations. Nearest-
neighbor operations can be used in three ways to effect gates between two qubits
that are initially stored some distance apart:
—swap one or more of the qubits we wish to interact along a path in the graph
that will bring the qubits together;
—execute logical gates in a chain along a path so that the end result is the desired
gate; or
—use the graph links to create long-distance entanglement (Bell pairs) that can be
used to execute long-distance gates (“telegate”) or to teleport data qubits.
We focus primarily on the first method, but let us briefly examine the other
two. It is well known that a carefully-chosen chain of neighboring gates can act
equivalently to a long-distance gate. For example, on a line of qubits A,B,C with
the notation CNOT(control,target) and gates ordered left to right,
CNOT(A,C) = CNOT(A,B)CNOT(B,C)CNOT(A,B)CNOT(B,C). (1)
This approach results in identical asymptotic circuit depth and complexity as the
swapping approach, as the gates must be cascaded in an identical fashion. Constant
factors can vary, however, as a result of the usage pattern of the variables and the
gate execution time; in general, the principle of locality [Hennessy and Patterson
2006] suggests moving the variable will be more effective than using the gate chain
method.
A long-distance Bell pair can be created using pairwise entangling gates along
a path in the connectivity graph, measuring the middle qubits, and propagating
a Pauli frame correction to the end points, as done in quantum repeaters and
measurement-based quantum computation [Du¨r et al. 1999; Raussendorf et al.
2003]. The quantum operations in this approach can be executed in only two time
steps; however, the classical information will be limited by the speed of signal prop-
agation in the system. This limitation assumes that non-Clifford group operations
are executed at each end of the movement. For our purpose, this restriction holds,
as addition circuits require non-Clifford group operations. Equally important, this
approach consumes significant spatial resources: the intermediate qubits along the
path cannot hold important data values, as they are measured and discarded.
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Browne et al. have recently shown that one-way quantum computation (measurement-
based quantum computation) is equivalent in power to unbounded-fanout circuits
[Browne et al. 2009]. Our results are argued using both the fanout and the compu-
tational aspects of the problem.
Thus, the results presented here are restricted: they are not yet shown to apply
to measurement-based quantum computation, they assume that classical signal
propagation is restricted to the same connectivity as the quantum operations, and
the operations of interest before and after data movement must be non-Clifford
group operations. However, preparing large cluster states for the measurement-
based quantum computation is still very hard [Cialdi et al. 2010; Vallone et al. 2010;
Lin and He 2010], and our results apply to many of the most promising quantum
computer architectures, including those based on Calderbank-Shor-Steane codes
[Shor 1995; Calderbank and Shor 1996; Steane 1996a; 1996b; Van Meter III 2006].
2.3 Quantum Boolean Circuit
A classical Boolean circuit is a circuit for n inputs with one output. Since the
number of outputs is one and the value of the output is zero or one, sometimes a
classical Boolean circuit can be called a binary decision circuit. As with classical
Boolean circuits, in a quantum Boolean circuit, our goal is to compute a single
output qubit that is a function of the n input qubits. The final output is stored in
the output qubit, and any ancillae may be cleaned by undoing the computation.
2.4 Quantum Addition
In-place addition on a quantum computer performs the transform |a, b〉 → |a, a+b〉,
where |a〉 and |b〉 are n-qubit registers holding binary numbers. If we consider each
summation output as a single output qubit, the quantum addition circuit consists
of a set of quantum Boolean circuits, one for each output qubit.
Numerous quantum addition algorithms have been proposed, and even imple-
mented at small scales, based on classical addition algorithms. Ripple-carry al-
gorithms include those proposed by Vedral et al. [Vedral et al. 1996], Beckman
et al. [Beckman et al. 1996], Cuccaro et al. [Cuccaro et al. 2004], and Taka-
hashi [Takahashi 2009]. The depth of ripple-carry adders is linear in the length of
the numbers being added, and they typically do not require long-distance interac-
tions. Logarithmic-depth adders, including the carry-lookahead and conditional-
sum adders, have been designed using longer-distance operations [Draper et al.
2006; Van Meter and Itoh 2005], assuming the AC abstraction architecture; one of
these has been adapted to measurement-based quantum computation [Trisetyarso
and Van Meter 2010].
Note that the above adders are exact, rather than approximate, integer adders.
That is, we expect that |0111...11〉 + |0000...01〉 will yield the result |1000...00〉.
However, we can consider non-exact adders. Draper proposed an O(log n)-depth
adder based on the quantum Fourier transform [Draper 2000]. This adder is quite
different from the above adders since it is based on a genuine quantum approach,
rather than classical techniques. While for approximate arithmetic the circuit depth
may be less than O(n), in order to achieve full n-qubit precision, the depth is O(n).
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Fig. 1. An example of a log-depth binary tree and its application.
(left) The root node 1 has two children, 2 (left child) and 3 (right child). Likewise,
non-leaf nodes 2 and 3 each have two children. The smallest depth of the log-depth
binary tree is ⌈logn⌉, where n is the number of nodes.
(right) A mapping of a 6-bit AND circuit a1∧a2 ∧a3 ∧a4∧a5 ∧a6 with two-input
AND gate is shown. A circuit with two-input gates can be modeled as a log-depth
binary tree where the initial input is mapped to the leaf nodes, all two-input gates
to the non-leaf nodes, and the final output to the root-node.
2.5 Log-depth Binary Tree
A log-depth binary tree is defined as a class of binary tree [Weisstein 2010] that
has one root, one or two child nodes from each non-leaf node, and all other leaf
nodes. In a tree, the depth can be defined as the number of nodes in the longest
path from the root to any leaf node. For a log-depth tree, the highest depth must
be O(log n), when the number of leaves is n. Figure 1 is an example of a log-
depth binary tree and its application. Since many digital algorithms are based on
binary decisions with one- or two-input gates, the log-depth binary tree is a very
useful model. Likewise, many acyclic circuits with one- or two-input gates can be
modeled as log-depth binary trees. Therefore, we use the log-depth binary tree for
the analysis of arithmetic quantum circuits on the NTC architecture.
2.6 Graph Embedding
Graph embedding is a widely used tool for analyzing the performance of different
structures (see e.g. Diestel [Diestel 2005]). A guest graph G is embedded on a host
graph H when the nodes in G are mapped to the nodes in H , and the edges in G
are mapped to paths in H . Figure 2 shows an example of embedding a log-depth
binary tree (leftmost) into a line graph (rightmost). Each node in G is mapped to
a node in H . The two edges (1,5) and (4,6) in G cannot be directly mapped to
any edge in H , but can be mapped to paths, as shown by the dotted lines. Graph
embedding has many interesting properties [Keh and Lin 1997]:
—dilation: The dilation is defined as the maximum distance between adjacent
nodes in H after embedding. In general, the dilation lower bound is calculated
ACM Transactions on Computational Logic, Vol. 2, No. 3, 09 2001.
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as [Unger 2008]
diameter of the host graph
diameter of the guest graph
. (2)
In the above equation, the diameter of a graph G is defined as the maximum
distance between any two nodes in G, where the distance between two nodes u
and v is the number of hops in the shortest path between u and v. The lower
bound of dilation occurs when there is a mapping with the smallest increase of
the distance between nodes in the guest graph. To achieve this, first, we can map
the longest path (diameter) of the guest graph to the longest path of the host
graph. Then, for the remaining paths, we choose the longest path again and map
it to the longest path of the host graph. We repeat this procedure until all paths
find the corresponding paths in the host graph. During each round, the path of
the guest graph has to be mapped to a path of the host graph with the same or
larger distance. Therefore, the lowest ratio of the diameters for the guest and
the host graphs is the lower bound of the dilation value. For example, as shown
in Figure 2, the dilation is two since the edge (1,5) in G must be embedded into
a path (1,2)&(2,5) in H . Therefore, to emulate the interaction between 1 and 5
in G, two interactions are required, between 1 and 2, and 2 and 5, in H .
—expansion: The expansion is defined as the ratio of the number of nodes in H
over the number of nodes in G.
—load: The load is defined as the maximum number of nodes in G which must be
embedded into a node in H .
—congestion: The congestion is defined as the maximum number of edges in G
which must be embedded into an edge in H .
In our study we consider only the dilation. In circuit complexity studies [Vollmer
1999], the dilation can be used to find the depth increase of a base circuit when the
circuit has to be mapped to a certain architecture.
3. DEPTH LOWER BOUNDS
First, we need to understand the depth lower bound of quantum Boolean circuits
for n inputs when only one- and two-qubit gates are allowed, with no limitation of
interaction distance.
Fact 1. The depth lower bound of an exact quantum Boolean circuit for n inputs
is Ω(logn) when only one- or two-qubit gates are allowed, without limitation of
interaction distance.
Proof. We consider the general structure of any Ω(log n)-depth quantum Boolean
circuit. Any Ω(log n)-depth quantum Boolean circuit can be executed in the follow-
ing manner. For generating the final output qubit, a two-qubit gate (which we will
place at the root of the binary tree) must be applied to two temporary input qubits
which are generated at the previous level. These temporary two input qubits are
generated from other two-qubit gates with each set of temporary two input qubits
which are generated at the previous level. This backtracking must continue until
the temporary input qubits are the same as the actual input qubits. We need to
calculate how many levels are needed. Since each two-qubit gate needs two inputs,
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Fig. 2. Embedding a log-depth binary tree (leftmost) into a line graph
(rightmost).
Dotted lines represent the graph dilation. The edges (1,5) and (4,6) in the log-depth
binary tree cannot be directly mapped to any edges in the line graph. They are
mapped to paths (1,2)&(2,5) and (4,3)&(3,6), respectively.
the number of temporary inputs doubles. Hence, if the level of backtracking is k,
then the number of inputs is 2k. Therefore, the minimum level of backtracking
or levels must satisfy 2k ≥ n, and hence k ≥ ⌈logn⌉. In this manner, we can
make any Ω(log n)-depth quantum Boolean circuit with one- and two-qubit gates,
as explained by Cleve and Watrous [Cleve and Watrous 2000, P.532].
Next, we need to investigate the graph structure of an Ω(log n)-depth quantum
Boolean circuit.
Theorem 1. Any Ω(logn)-depth quantum Boolean circuit can be represented by
a log-depth binary tree when only one- or two-qubit gates are allowable with no
limitation of interaction distance.
Proof. The one- and two-qubit gates in a quantum Boolean circuit can be
mapped to non-leaf nodes and the root node in the log-depth binary tree. The root
node contains the final output. The actual inputs can be mapped to leaf nodes.
The two inputs for each two-qubit gate can be mapped to the left and the right
child nodes for the corresponding parent node. In this manner, we can map any
Ω(logn)-depth quantum Boolean circuit into a log-depth binary tree. Note that
the edges in the graph represent the information flow from the child node to the
parent node. The time for communication of information between the child and
the parent node is ignored in this analysis.
As an example, a mapping of a quantum Boolean circuit for an 8-qubit PARITY
function into a log-depth binary tree is shown in Figure 3. In the first level, four
CNOT operations – CNOT1,0, CNOT1,1, CNOT1,2, and CNOT1,3 – are applied
ACM Transactions on Computational Logic, Vol. 2, No. 3, 09 2001.
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CNOT1,2
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Q4
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CNOT1,0
CNOT1,1
CNOT2,0
CNOT2,1
CNOT3,0
time
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Q4
Q5
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Q7
CNOT1,0
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CNOT1,2
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CNOT2,0
CNOT2,1 CNOT3,0
Fig. 3. Mapping an Ω(logn)-depth quantum Boolean circuit (left) for an 8-bit
PARITY function into a log-depth binary tree (right).
The inputs of the left are mapped to the leaf nodes in the right. Two-qubit gates
in the left are mapped to non-leaf nodes in the right. Final output is generated on
the root node
to the corresponding qubits. The outputs are stored in Q1, Q3, Q5, and Q7,
respectively. In the second level, two CNOT operations – CNOT2,0 and CNOT2,1
– are applied to the output qubits from the first level. The results are stored in
Q3 and Q7. In the last level, one CNOT operation CNOT3,0 is applied, and the
result is stored in Q7. Now we can map this circuit into a log-depth binary tree, as
shown in the right part of Figure 3. In the figure, input qubits are mapped to the
leaf nodes. The CNOT operations in the circuit are mapped to the non-leaf nodes
in the log-depth binary tree. The final output is stored in the root node.
Theorem 2. A quantum Boolean circuit for a summation output si can be
mapped to a log-depth binary tree when only one- and two-qubit gates are used
without limitation of interaction distance.
Proof. A summation output si can be generated by an exact quantum Boolean
circuit for n inputs since the input carry for si position depends on all ai and bi
where i ∈ {0, · · · , i−1}. Therefore, the depth lower bound of the quantum Boolean
circuit for si is Ω(log n) by Fact 1. Since a quantum Boolean circuit with Ω(logn)-
depth can be mapped to a log-depth binary tree as shown by Theorem 1, a quantum
Boolean circuit for a summation output si can be mapped to a log-depth binary
tree.
Up to this point, we have discussed a quantum Boolean circuit for si and its log-
depth binary tree structure. To reduce the overall addition time, each summation
output si must be generated as fast as possible, so the quantum Boolean circuits for
all output qubits si must be executed in parallel. However, since each summation
output si needs to use the inputs aj and bj, where j ∈ {0, · · · , i}, copies of the inputs
ACM Transactions on Computational Logic, Vol. 2, No. 3, 09 2001.
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Fig. 4. An input qubit |a0〉 is fanned out four times in the quantum equivalent of a
FANOUT circuit. The depth of the circuit is ⌈logn⌉, where the number of fanout
outputs is n.
aj and bj must be prepared for each quantum Boolean circuit for si. Therefore,
each input aj and bj must be fanned out for each quantum Boolean circuit for si,
and hence must be fanned out at most n− j times.
Fact 2. A fanout circuit for a single qubit to n target qubits can be mapped to
a log-depth binary tree.
Proof. We prove this by construction. For example, an input qubit |a0〉 can be
fanned out four times as shown in Figure 4. Since a CNOT gate fans out one input
into two outputs, the depth lower bound is Ω(logn).
Now, we want to know the depth lower bound of any quantum addition circuit
when only one- and two-qubit gates are allowed with no limitation of interaction
distance. For the general case, we define the gate width g to mean that one- to
g-qubit gates are allowed.
Theorem 3. On a quantum computer architecture of limited gate width g, no
quantum adder can be asymptotically faster than one composed of a set of quantum
Boolean circuits, where each circuit can be mapped to a log-depth binary tree.
Proof. This theorem is founded on the information flow in an addition circuit.
First, we discuss the case of the gate width g = 2, meaning only one- and two-
qubit gates are allowed. To minimize the depth of the circuit, we need to maximize
the parallelism in the circuit. Hence, we can consider the overall circuit to consist
of n + 1 separate quantum Boolean circuits, one to calculate each output qubit
(including the final carry out). We call this phase of the circuit the computation
part.
The gate width limits the use of each input qubit. Because the i-th output qubit
depends on all of the input qubits |aj〉 and |bj〉 for all j ≤ i, each quantum Boolean
circuit for each output must have its own copy of the input qubits before execution,
in order to run concurrently. Therefore, we need to construct another circuit to
fanout the input qubits, making one copy for each tree1. We call this phase the
fanout part of the addition circuit.
After the fanout of the input qubits, the n summation and one output carry
quantum Boolean circuits are executed in parallel.
1Note this is not quantum cloning, but quantum fanout by using CNOT gates.
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Similar arguments follow for any fixed gate width g > 2.
Now we consider a graph structure for quantum addition circuit. As we already
discussed, the addition consists of two parts: the fanout part and the computation
part. By Fact 2 and Theorem 2, a quantum addition circuit can be mapped to a
set of log-depth binary trees.
We observe that this construction is efficient in time, but not in space; O(n2)
physical qubits are required. In practice, both the carry-lookahead and conditional-
sum adders (the two known types of O(log n)-depth quantum adders) do not require
the full fanout of data, but reuse the input qubits and partial results more efficiently.
However, the proof above shows that no circuit can do better than this construction
in the circuit depth.
We have now explained how to map a quantum addition circuit to a set of log-
depth binary trees. Next, we show how to embed such a log-depth binary tree into
a kD mesh structure, which is the graph structure for the kD NTC architecture.
Fact 3. A log-depth binary tree can be mapped to a kD mesh with dilation
Ω(
k
√
n
logn
), hence the depth lower bound of the embedded graph is Ω( k
√
n).
Proof. To understand the effect of graph embedding, we need to calculate the
dilation of embedding a guest graph into a host graph. The dilation of a graph
mapping is the ratio of the diameters. Formally, the dilation for graph mapping a
guest graph to a host graph is calculated by Equation (2) in Section 2.6.
In our study, the guest graph is a log-depth binary tree whose diameter is Ω(log n)
since the max distance is between the two leaves where the path passes through the
root node. On the other hand, the host graph is a kD mesh graph whose diameter
is Ω( k
√
n). Therefore, the dilation of graph embedding from a log-depth binary tree
into a kD mesh graph is Ω(
k
√
n
logn
) as shown by Heckmann et al. [Heckmann et al.
1991]. Finally, the depth of the embedded graph is Ω(
k
√
n
logn
) ∗ Ω(logn) = Ω( k√n),
since the depth of the guest graph increases by the dilation factor.
Theorem 4. The depth lower bound of the exact quantum addition circuit on
the kD NTC structure is Ω( k
√
n).
Proof. By Theorem 3, a depth-optimal quantum adder can be mapped to a
set of log-depth binary trees. By Fact 3, a log-depth binary tree can be embedded
in a kD mesh with a depth of Ω( k
√
n). Therefore, a depth-optimal exact quantum
addition circuit in the AC architecture can be mapped into the kDNTC architecture
with a depth of Ω( k
√
n).
Therefore, there is no Θ(logn)-depth quantum adder on the kD NTC quantum
computer model.
4. CASE STUDY: CARRY LOOKAHEAD ADDER
We show how a carry-lookahead adder (CLA) can be mapped to a set of log-depth
binary trees as follows. Let us consider the computation part first. Conceptually,
the computation part of the CLA works in two steps: 1) find all i-th carry value
concurrently and then 2) generate i-th summation value concurrently, as shown in
Figure 5.
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Fig. 5. Two steps of addition for a Ω(logn)-depth adder for n qubits.
In the first step, carry values for each position are generated concurrently. This step
is logn depth. In the second step, each summation output is generated concurrently
by using the corresponding carry value.
A carry-lookahead adder consists of three networks: generate for gi, propagate for
pi, and carry-lookahead for ci. The final results si = ai ⊕ bi ⊕ ci will be calculated
for all i in parallel.
In the first step, gi = ai ∧ bi and pi = ai ⊕ bi are generated at the same time for
all i. Since gi and pi depend only on ai and bi, there is no information dependency
and hence each gi and pi can be generated concurrently. On the other hand, the
carry ci+1 is generated by using carry lookahead logic [Ercegovac and Lang 2003]
as follows.
ci+1 = gi + pi ∧ ci (3)
= gi + pi ∧ (gi−1 + pi−1 ∧ ci−1)
= gi + pi ∧ (gi−1 + pi−1 ∧ (gi−2 + pi−2 ∧ ci−2))
...
= gi + pi ∧ (gi−1 + pi−1 ∧ (gi−2 + pi−2 ∧ (· · · (g0 + p0 ∧ c0) · · · )))
= gi + pi ∧ gi−1 + pi ∧ pi−1 ∧ gi−2 + · · ·+ pi ∧ pi−1 ∧ pi−2 ∧ · · · ∧ p0 ∧ c0.
ACM Transactions on Computational Logic, Vol. 2, No. 3, 09 2001.
On the Effect of Quantum Interaction Distance on Quantum Addition Circuits · 13
As the above equation explains, ci+1 depends on all gj and pj where j ∈ {0, · · · , i}.
Although the final summation si = ai ⊕ bi ⊕ ci depends on ai, bi, and ci, the
depth is bounded by the circuit for ci. From Equation (3), we know that the carry-
lookahead logic consists of the summation of products. Therefore, in the first step,
each product term must be generated, and then all products must be summed. As
a result, we need to map each product into a log-depth binary tree, and the last
summation part into another log-depth binary tree.
Let us first consider the product terms. Although there are many products, it is
sufficient to consider the worst case pi∧pi−1∧pi−2∧· · ·∧p0∧c0 since other products
can be mapped in the same way. This product is generated as the AND function
of i+1 pi values and c0. An AND function for i+2 inputs can be implemented by
using a log-depth binary tree with some additional qubits as shown in Figure 6(a).
Since a two-qubit AND gate cannot be implemented directly, we use CCNOT and
SWAP gates for it as shown in Figure 6(b). Note that this construction needs one
ancilla since the two-input AND gate cannot be designed as a unitary gate without
using an extra qubit, which increases the overhead. However, this overhead is linear
in this case since the maximum overhead is n because the number of AND gates
is n. Although the SWAP operator is not technically necessary, we introduce it in
order to have a consistent representation, storing the output on one of the input
qubits.
Because the NTC architecture allows only one- or two-qubit gates, we must
further decompose the CCNOT gate; one such decomposition is shown in Figure
6(c). The given decomposition is based on Figure 1 of [Shende and Markov 2009]
with Hadamard gate H , the gate T =exp(ipisz/8), and its conjugate T
†, which
are suitable for fault-tolerant gate implementation. Therefore, each AND gate in
the log-depth binary tree can be implemented by a constant number of one- and
two-qubit gates, which increases the coefficient part of the circuit complexity. Note
that the ancilla can be initialized again after completing the whole addition by
uncomputing in the usual fashion [Bennet 1973]. In this way, we can generate each
log-depth binary tree for each product.
Now let us consider the final summation of products. The summation in the
Boolean function requires an OR function, and the structure of the OR function
is almost same as the AND function. Hence, we can generate another log-depth
binary tree for this summation circuit in the same way.
Thus, we can find a log-depth binary tree for generating the i-th carry value.
Then, the final output can be generated by using this value with other ai and bi
values. In this manner, we finally can find a set of log-depth binary trees for each
output.
As we discussed in the previous section, the CLA needs another circuit for fanout
of inputs for parallel computation for ci. The necessary log-depth binary tree can
be built using the fanout circuit shown in Figure 4.
Therefore, for fanout of inputs and for computation of outputs, we can find a set
of log-depth binary trees.
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Fig. 6. Two-qubit gate implementation of an AND log-depth binary tree.
(a) A log-depth binary form for (i+ 2)-input AND function.
(b) A decomposition of two-input AND gate with CCNOT and SWAP gate.
(c) A decomposition of two-input AND gate with one-input, two-input, and SWAP
gates for satisfying the NTC architecture constraints. The given decomposition
is based on Figure 1 of [Shende and Markov 2009] with Hadamard gate H ,
T =exp(ipisz/8), and its conjugate T
†, which are suitable for fault-tolerant gate
implementation.
5. RELATED WORK
The effects of the NTC constraints on quantum computation have been studied by
several groups.
First, the effect of interaction distance on the quantum circuit synthesis has been
investigated. Mo¨tto¨nen and Vartiainen studied the decomposition of a uniformly
controlled gate into one-qubit and CNOT gates [Mo¨tto¨nen and Vartiainen 2006].
They also investigated the effect of interaction distance on the control and target
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qubits on the nearest neighbor architecture. They shown that the number of gates
for one-qubit and CNOTs does not dramatically increase. Similarly, Shende et al.
[Shende et al. 2006] also studied the synthesis of quantum-logic circuits. They pro-
posed quantum multiplexor circuits, which are elementary circuits for synthesizing
a given n-qubit circuit. They investigated the overhead when the architecture is
limited to a linear nearest neighbor architecture, and showed that the LNN ar-
chitecture increases the depth by a constant factor of nine times over the generic
case. Note that the limitation of interaction distance causes some overhead in the
number of gates because they focused on the general case. In this paper, the focus
is on the special case of addition.
Second, several quantum circuits have been redesigned with NTC constraints.
Maslov investigated circuits for the quantum Fourier transform and the stabilizer
code in the LNN architecture [Maslov 2007], as did Takahashi [Takahashi et al.
2007]. Maslov showed that these circuits can be mapped to an LNN architecture
with linear depth limited because of interaction distance. Maslov et al. [Maslov
et al. 2008] investigated the technical mapping of logical qubits to the physical
qubits. Since the mapping of logical qubits to the physical qubits affects the quan-
tum gate time, very similar to interaction distance, they show that the overall com-
putation time heavily depends on the qubit mapping, which they call the quantum
circuit placement problem. Fowler et al. [Fowler et al. 2004] investigated how to
efficiently map Shor’s algorithm on the 1D NTC architecture.
Third, the effect of interaction distance on the error threshold value has been
investigated. Gottesman showed the existence of the error thresholds for 1D-, 2D-
, and 3D-NTC architectures [Gottesman 2000]. Szkopek et al. [Szkopek et al.
2006] have investigated the effect of the limited interaction distance on the CSS
code [Calderbank and Shor 1996; Steane 1996b] threshold values. Based on their
work, many SWAP gates are necessary for implementing long distance interaction
on the NTC architecture, causing a factor of about 175 times penalty in error
threshold. Svore et al. [Svore et al. 2005] also investigated the locality issue on
the fault-tolerance threshold for quantum computation. Specifically, they showed
that the error threshold decreases with the spatial scale-up because of coding in the
NTC architecture. In general, since the NTC architecture needs additional SWAP
operations for implementing long distance two-qubit gate operations, increasing
the number of cases of logical errors, the error threshold value decreases with NTC
constraints. Because the logical and physical topologies presented are separate,
these results have no direct bearing on our arithmetic results presented here, but are
indicative of the importance of the topology. Application of our graph embedding
methods to these circuits would be valuable future work.
6. CONCLUSION AND OPEN PROBLEMS
We have investigated the effect of the allowed quantum interaction distance on the
performance of arithmetic circuits. Since the proposed quantum addition circuits,
such as the carry-lookahead adder, were defined with no limitation on the allowed
quantum interaction distance, the depth lower bound shown in some previous pa-
pers is near to the ideal limit of O(log n). However, as we have shown in this work,
when the quantum interaction distance is one, the quantum addition circuit must
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use a number of SWAP operations. Unfortunately, some of the SWAP operations
will be in the longest path in the circuit, and hence will increase the depth lower
bound. While this restriction has been recognized in practical terms in some other
papers [Fowler et al. 2004; Van Meter and Itoh 2005; Kutin 2007], it has not had
a formal basis. In this study, we investigated a logical mapping of adders defined
on the AC architecture into adders for the kD NTC architecture, showing Ω( k
√
n)
depth because of a practical limitation, the interaction distance by exploiting graph
embedding, for the first time. Therefore, we can conclude that when the interaction
distance is limited to one, there is no Ω(log n) depth exact quantum addition circuit
on any kD NTC structure by using simple logical mapping.
We should note that these results apply to the logical structure of the systems;
the physical structure may differ due to the impact of quantum error correction on
the physical arrangement of qubits. Also, our method can be applied to analyze
reversible classical circuits as well as quantum circuits.
Although the exact quantum integer adder circuit is an important circuit, it is
also desirable to analyze other quantum arithmetic circuits in the same fashion.
For example, it would be interesting to investigate multipliers, modulo adders, and
multipliers over Zp or GF (2
n), as well as other application circuits.
An important future extension of this work is to apply these techniques to the
measurement-based quantum computation [Raussendorf and Briegel 2001; Raussendorf
et al. 2003] model or an architecture with topological error correction such as the
surface code [Raussendorf et al. 2007; Nayak et al. 2008; Bonderson et al. 2008;
Fowler and Goyal 2009; Van Meter et al. 2010; Jones et al. 2010]. We also intend to
expand our results to more general one- and two-qubit unitaries. Finally, as noted
in the last section, applying these techniques to error correction circuits may prove
enlightening.
The only tool from graph theory that we have used in this study is the dilation
property of graph embedding. However, graph embedding has many other interest-
ing properties which may affect the layout of final quantum arithmetic circuit on a
specific graph structure. For example, the congestion, expansion, and load are also
important [Keh and Lin 1997], and their effects on quantum arithmetic circuits for
the 1D, 2D, and 3D structures should be studied. We may investigate the results
of Bein et. al. [Bein et al. 2000] in the view of embedding quantum arithmetic
circuits in kD NTC structures.
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